Abstract-The behavior of a circuit able to implement frequency division is studied. It is composed of a block with an I−V characteristic exhibiting Negative Differential Resistance (NDR) built from MOS transistors plus an inductor and a resistor. Frequency division is obtained from the period adding sequences which appear in its bifurcation diagram. The analyzed circuit is an "all MOS" version of one previously reported which uses Resonant Tunneling Diodes (RTDs). The results show that the dividing ratio can be selected by modulating the input signal frequency, in a similar way to the RTD-based circuit.
I. INTRODUCTION
Non-autonomous, very simple frequency divider circuit based on the period-adding bifurcation sequences which appear in an RTD chaos circuit have been reported in the past few years [1] , [2] , [3] , and experimental results have been obtained, showing that the phase noise is comparable to that of conventional dividers. These circuits exploit the NDR region in the RTD I−V characteristic to obtain autonomous nonlinear oscillators and, in general, extremely complex behaviors with applications in diverse fields. Additionally, when an external periodic excitation signal is used, such circuits exhibit an increased variety of bifurcations sequences.
The basic block for these circuits is the RTD, which consists of an emitter and a collector region and a double tunnel barrier structure. The RTD I−V characteristic presents a typical N-shape with two positive differential resistance (PDR) and one NDR zones. Most of the reported working circuits have been fabricated in III/V materials and require a technological process usually expensive and difficult to compatibilize with MOS processes. Some autors have proposed circuits made from MOS transistors and/or HBT which exhibit NDR behavior [4] , [5] , being their main advantage that they can be completely fabricated by a standard CMOS or BiCMOS process. In this paper we show an NDR device made from MOS transistors that can be used to design a frequency divider circuit which operation is based on the same principle as the RTD. Figure 1a shows the structure of the MOS-NDR device we have used, which is based on the circuits described in [4] . It consists of one CMOS inverter, made up by NMOS 1 and PMOS 1 and biased by V INV , and one NMOS transistor (NMOS 2 ) whose gate-to-source voltage is modulated by the output voltage of the CMOS inverter. Figure 1b shows the simulated current-voltage characteristic of the MOS-NDR device for transistor parameters given by W PMOS,1 = 0.16µm, W NMOS,1 = 2µm, and W NMOS,2 = 5.4µm; channel length for all of them is 0.12µm. For this case, the peak current (I p ) is 2.11mA for a peak voltage (V p ) of 0.25V. Both, the PDR and the NDR zones of the I−V characteristics are obtained through the current of the NMOS 2 transistor.
II. THE MOS-NDR STRUCTURE
The peak voltage and current of the I−V characteristic in Figure 1b can be modified by setting up properly the sizes of the transistor. In this way, I p is increased with the width of NMOS 2 . Assuming that all transistors have the same gate length, the position of V p is controlled by the ratio between the widths of NMOS 1 and PMOS 1 . In this way, higher values of V p are obtained by decreasing the ratio . Additionally, we can obtain higher peak current values by increasing V INV [6] . Compared to the RTD device, the I−V This work has been partially supported by the Spanish Government under projects P07-TIC-02961 and TEC2010-18937. jnunez{avedillo, josem}@imse-cnm.csic.es characteristic in the MOS-NDR device lacks the second PDR zone and presents a typical Λ-shape. Figure 1c depicts the I-V characteristic, measured by a HP-4145A parameters analyzer, of a MOS-NDR which we have designed and fabricated in a standard commercial 0.13µm CMOS process.
III. ANALYSIS OF THE FREQUENCY DIVIDER.
The circuit topology used for the frequency divider is shown in Figure 2 . It is composed of an inductor L in series with the parallel of the MOS-NDR device and one capacitor C. It is driven by an external periodic excitation signal E, with a DC bias E DC , an amplitude E A , and a frequency f ( ).
By applying Kirchoff's laws to this circuit, the equations for the voltage v C across the capacitor C and the current i L through the inductor L are given by the following set of two first-order coupled non-autonomous differential equations: (1) where is the mathematical representation of the driving point characteristic of the MOS-NDR device. The system is non-autonomous due to the explicit dependence of time t in the expression for excitation signal E, and periodic with period . If we choose E M and I M as scale parameters with physical dimensions of voltage and current, respectively, and rescale , , , , , and , then variables x, y, ω, and τ will be dimensionless. Redefining now τ as t, the following set of normalized equations are obtained: (2) where and come from the normalization of . The dynamics of Eq. (2) now depends on parameters , and ω. As the circuit is periodically driven, planes and can be identified, and the 3D Euclidean phase space can be transformed into the cylindrical space [7] by defining the new variable which transforms the non-autonomous system of Eq. (2) into an autonomous one, now with three equations, by adding . In this space, time turns around the unit circle , x is represented in the horizontal axis of the cylinder and y in the vertical one.
The dynamics of Eq. (2) has been extensively studied for different parameter values. By fixing , the frequency of the external periodic signal has been used as the control parameter, and numerical integration using an adaptive-step Runge-Kutta algorithm has been carried out to build one-parameter bifurcation diagrams in the plane. These diagrams plot the normalized output voltage x sampled at a fixed phase of the normalized input signal for each normalized frequency ω, and solutions during the first 60 periods of the input signal have been discarded to avoid transient behaviour. Figure 3 shows a typical bifurcation diagram for the circuit computed when the normalized frequency ω is swept in the range (0.01,1.5) with , , and . In circuit parameter values, this could correspond, among other possible set of values, to C = 4pF, L = 1µH, E M = 1V, I M = 1mA; an external periodic signal with E DC = 0.4V, E A = 0.3V, and a frequency between 5MHz and 750MHz. In this bifurcation diagram two kinds of regions are identified: those with a continuum of points for a given value of ω, where the behaviour is quasi-periodic or chaotic, and regions with a finite number of points, where a periodic solution with a period which is a multiple of the driving signal is found. Additionally, it is interesting to note that the number of branches in the periodic windows increases when the frequency increases: this behaviour is known as period-adding bifurcations [8] . In these frequency-locking regions we can obtain frequency division from the driving signal, with the division factor being the number of points in such a regions.
From Figure 3 , the solution is a periodic orbit with a period equal to the one of the driving signal for up to . From this until , the period of the solution is the original one divided by 2. Then, until , the division is by 3. For , frequency-locking regions of increasingly smaller width are separated by ever wider quasi-periodicity regions are obtained. Thus, between and the frequency-locking state has period-4, period-5 for , etc. Over , the bifurcation diagram is mainly formed by regions of quasi-periodicity. . Figure 5c shows the corresponding Poincaré section, which is composed of an infinite set of points which belong to an invariant closed curve, which is typical in a quasi-periodic behaviour.
In addition to the period-adding sequences, Figure 3 also shows that periods of some of the windows satisfy the Farey sequence [9] . Between the period-α and period-β windows, there exists a period-(α+β) window. Some examples of such Farey sequences in the bifurcation diagram of Figure 3 are shown in Figure 6 : when the input normalized frequency ω increases in the range (period-3 to period-4), we find a frequency locked window of period-7 (=3+4) in the region between and . Farey sequences also appear when finer regions are considered, as is also shown in Figure 6 , where a period as high as 10 (3+7) appears in the region between and , of period-11 (=4+7), or even period-13 (=3+10) between and . We have also performed some simulations to confirm our previous theoretical study. Figure 7 shows the obtained results for the circuit parameters we are considering (C = 4pF, L = 1µH, E M = 1V, I M = 1mA, E DC = 0.4V, and E A = 0.3V). Figure 7a Finally, we have analyzed the circuit ability to control the dividing ratio between the output frequency and the input frequency over this normalized driving frequency by tuning circuit parameters. We have maintained the external periodic excitation values (E DC and E A ) and modify L and C. In the dimensionless equation describing the circuit, this means analyzing the effect of on such a division factor, and to do so, we have built a 2-D bifurcation diagram in the -parameter space. Figure 8 shows such a plot where parameters Γ, and ν have been fixed as above ( and ), while varies in the range , and normalized frequency , in . Attractor periodicity for a given value of is grey coded (a number has been placed in the figure), and nonperiodic regions appear in white. The resulting plot allows us to confirm that there is no viable frequency divider operation for values of higher than 1.
IV. CONCLUSIONS
We have shown an "all-MOS" device with an I−V characteristic exhibiting NDR which can be used to build a frequency divider. One difference with previously reported RTD-based circuits is the possibility of using a simple MOS process for its implementation. In an analog way to these previous circuits, the frequency division is also obtained from the period adding sequences which appear in its bifurcation diagram. Additionally, we have shown the Farey sequences which appear in the dynamic behavior of the circuit. 
